A NEW LOW-POWER AND AREA EFFICIENT RAKE RECEIVER DESIGN WITHOUT INCURRING PERFORMANCE DEGRADATION

Hyung-Jin Lee and Dong Sam Ha

VTVT (Virginia Tech VLSI for Telecommunications) Lab
Department of Electrical and Computer Engineering
Virginia Tech, Blacksburg, VA 24061
Fax No. (540) 231-3362

Abstract—A new architecture for power and area efficient rake receivers for a third generation wireless WCDMA system is presented. The proposed approach based on parallel operations of code generators eliminate de-skew blocks of rake receivers and shares several blocks such that compensators, orthogonal variable spreading factor code generators and scrambling code generators among all fingers, which leads to power and area reduction. When the proposed architecture is applied to a rake receiver with four fingers, it reduces power dissipation by 55.2 % and the area by 38.1 % without any system performance degradation.

I. INTRODUCTION

A rake receiver exploits the time diversity of multipaths [1,2]. A rake receiver has multiple fingers, and each finger processes an assigned multipath. Each finger consists of de-spreading blocks, correlators, code generators, compensators, de-skewers and a combiner. A rake receiver is complex in hardware and consumes a substantial amount of power. Several approaches have been proposed to reduce power dissipation of rake receivers for handset modem chips such as a method use of a strength reduction transformation [8], and look-ahead and relaxed look-ahead transformation methods [9]. Alternatively, an analog correlator was investigated to reduce power dissipation of rake receivers [10]. The analog correlator over-samples data using a sigma-delta A/D converter.

We investigated low-power design of rake receivers targeting a third generation WCDMA (wideband code division multiple access) wireless system [11] based on parallel operations of two code generators, OVSF (orthogonal variable spreading factor) code generators and scrambling code generators. The parallel operations of the two code generators enable the code generators to operate at a lower frequency, which reduces the power dissipation. The parallel operations also eliminate the need for de-skew blocks and enable the fingers to share several blocks such that compensators, orthogonal variable code generators and scrambling code generators. As a result, the total circuit complexity as well as power dissipation is also reduced. The proposed design reduces the total power by 55.2 % and the total gate count by 38.1 % for a four-finger rake. A novel aspect of our design is reduction of area as well as power dissipation without degradation of the performance, which is rarely achieved for most low-power designs.

This paper is organized as follows. The architecture of conventional rake receivers for the WCDMA system is given in section II. Section III describes the structure of the proposed rake receivers. Section IV presents experimental results of the proposed rake receiver design and compares its performance with a conventional rake receiver. Finally, Section V concludes this paper.

II. PRELIMINARIES

In this section, we describe the architecture of conventional rake receivers for the WCDMA system. We call a conventional rake receiver as serial rake receiver (SRR) in contrast to our parallel rake receiver (PRR).

A. Review of conventional rake receivers

In WCDMA, data are spread with orthogonal variable spreading factor (OVSF) codes and are scrambled with a complex (rather than real) scrambling-code. In-phase and quadrature-phase channel data are spread with in-phase and quadrature-phase OVSF-codes, respectively. The transmitted data are expressed as in (1), where I and Q represent in-phase and quadrature-phase data, respectively. The in-phase and quadrature OVSF-codes are denoted as C_i and C_q, respectively, in the expression, and the scrambling-cods are as S_i and S_q.
Then, the received data could be expressed as in (2)

\[ r = r_i + j \cdot r_q = D \cdot \alpha \cdot \exp(j\theta) \cdot \exp(j\phi) + \eta_0 \]

In the equation, \( \alpha \) and \( \theta \) denote the gain and the phase rotation of the channel, respectively, and \( \phi \) is the frequency offset between the transmitter and the receiver. \( \eta_0 \) denotes the AWGN (additive white Gaussian noise) of the channel. Ignoring the noise term, the in-phase and quadrature-phase channel data of received data are estimated as:

\[
\hat{i} = \sum_{k=1}^{\text{SF}} (r_i \cdot C_q \cdot S_i - r_q \cdot C_i \cdot S_q) \cdot \cos(\theta + \phi) \\
+ \sum_{k=1}^{\text{SF}} (r_i \cdot C_q \cdot S_i + r_q \cdot C_i \cdot S_q) \cdot \sin(\theta + \phi) \\
\hat{Q} = -\sum_{k=1}^{\text{SF}} (r_i \cdot C_q \cdot S_i + r_q \cdot C_i \cdot S_q) \cdot \cos(\theta + \phi) \\
+ \sum_{k=1}^{\text{SF}} (r_i \cdot C_q \cdot S_i - r_q \cdot C_i \cdot S_q) \cdot \sin(\theta + \phi)
\]

In the two equations, SF denotes a spreading factor. For details on the derivation of the equations, refer to [1]-[3].

The conventional structure of fingers for processing of in-phase and quadrature-phase data are based on the above two equations and is shown in Figure 1.

The de-spreading blocks and the correlators for the conventional architecture operate at the chipping rate of 3.84 MHz, while the compensators operate at a frequency lower than by SF (spreading factor) times. The OVSF and scrambling code generators (which are omitted in the figure) also operate at the chipping rate. The input data are over-sampled by eight times, which requires the input registers operate at 30.72 MHz (8*3.84 MHz).

A rake receiver has typically three to five fingers to exploit multipaths. As each multi-path data incurs a path delay during the propagation, the output data of fingers should be delayed accordingly by de-skew blocks before they are combined. The block diagram of a conventional SRR is shown in Figure 2. It necessitates eight registers (to cover the case of SF=4) for a de-skewer to hold the data.

Figure 2. Structure of a Conventional SRR with Four Fingers

Each de-spreading block has a dedicated OVSF code generator and a scrambling code generator. Four blocks (de-spreading block, correlator, scrambling code generator, and OVSF code generator) running at the chipping rate of 3.84 MHz consumes over 50% of the total power for a finger. It suggests that a substantial power saving is possible if we can reduce the operating frequency of those four blocks. We propose to adopt parallel operations of those blocks to reduce the operating clock frequency.
III. PROPOSED METHOD

We propose a new architecture for rake receivers that save power and area. We illustrate the architecture using a rake receiver with four fingers. We assume that the maximum delay size of a multipath is 32 chips, which is equivalent to 8.32 \( \mu \)s. The key idea of the new architecture is parallel operations of major blocks such that de-spreading blocks, correlators, scrambling code generators, and OVSF code generators and sharing of a de-spreading block among the four fingers. The new architecture is called parallel rake receiver (PRR) in this paper.

A. Block diagram of fingers

The block diagram of a finger for our PRR is shown in Figure 3. For simplicity, it shows only the in-phase channel. The OVSF and the scrambling code generators generate four bits on each clock (instead of one bit for the conventional SRR). Hence, the two generators operate at a speed four times lower than the chipping rate, i.e., at 960 KHz. Four on-time I and Q channel data (of a multipath) stored in the input buffers are de-spread in parallel. The input buffers operate at the chipping rate of 3.84 MHz, but the de-spread block and the correlator operate at 960 KHz. The low operating frequency of those blocks reduces the power dissipation.

![Figure 3: Block Diagram of In-Phase Channel for Basic PRR Fingers](image)

![Figure 4: Architecture of the Proposed PRR](image)
B. Architecture of the proposed PRR

The architecture of the proposed PRR with four fingers is shown in Figure 4. Each input register holds four on-time data of a multipath, and four registers running at the chipping rate of 3.84 MHz are necessary to take care of four multipaths. There are eight copies of de-spreading blocks to cover the maximum 32 chip delays, and the de-spreading blocks are running at 480 KHz (4 * (3.84 MHz / (4 * 8)) – supporting four fingers). A de-spread block processes four on-time data (equivalently 4 chip delays) of each multipath at a time, and goes through the data of all four multipaths which should be spread with the same OVSF and scrambling codes. A correlator running at 960 KHz is responsible for processing a multipath data assigned to it. Therefore, the output of a de-spread block is routed to the corresponding correlator using an 8x1 multiplexer.

The proposed PRR saves hardware in three areas. First, two multipaths are apart by at least one chipping rate, so that the outputs of correlators, i.e., symbols, are generated at different chipping clocks. Therefore, the compensator can be time-shared to reduce the hardware as shown in Figure 4. Note that the compensator operates at the symbol rate, so the speed of a compensator is not critical. Second, since the data of a multipath is transferred to the corresponding de-spreading block and the correlator on time, it eliminates the need for de-skew blocks to save the hardware. Finally, the PRR requires only one OVSF-code generator and one scrambling-code generator, which are shared by all four fingers.

IV. EXPERIMENTAL RESULT

We coded the conventional SRR and the proposed PRR in VHDL and synthesized the two rake receivers targeting TSMC 0.18 µm CMOS technology with supply voltage of 1.8 V. Both rake receivers have four fingers. The power estimation was performed at the gate level under the spreading factor 8. The experimental results are shown in Table 1. The gate count in the table is the number of equivalent two-input NAND gates.

Table 1: Performance of the Two Rake Receivers

<table>
<thead>
<tr>
<th></th>
<th>Power (µW)</th>
<th>Gate Count</th>
</tr>
</thead>
<tbody>
<tr>
<td>SRR</td>
<td>1799.0</td>
<td>561 K</td>
</tr>
<tr>
<td>PRR</td>
<td>805.1</td>
<td>347 K</td>
</tr>
<tr>
<td>Saving</td>
<td>55.2 %</td>
<td>38.1 %</td>
</tr>
</tbody>
</table>

From the table, the proposed PRR reduces the power dissipation by 55.2 % compared with the SRR. The major source of power saving attributes to the elimination of de-skewer blocks and reduction of the operating frequencies for correlators and code generators. In fact, the circuit sizes as well as operating frequencies are reduced by about 4 times for a scrambling-code generator and an OVSF-code generator owing to the sharing of those code generators among four fingers. As expected, the proposed PRR reduces the equivalent NAND2 gate count by 38.1% from 561K to 347K. The experiment confirms the salient aspect of our design; it reduces the area as well as the power dissipation.

Finally, we show the gate counts of each major block for the two rake receivers and the operating frequencies of those blocks in Table 2. As shown in the table, the proposed PRR reduces the areas of the compensator block, the two code generators, and the de-skew block compared with the conventional SRR, while the areas of the dispreading block and the correlator block increase. The area of the de-spreading block for PRR increases by 1.7 times due to the increased circuit complexity for parallelization. We believe that the overall power dissipation of de-spreading blocks would increase for the PRR, even though the operating frequency of de-spreading blocks is reduced by eight times.

Table 2: Contribution of Individual Blocks

<table>
<thead>
<tr>
<th>Block</th>
<th>SRR</th>
<th>PRR</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Gate Count</td>
<td>Freq. (MHz)</td>
</tr>
<tr>
<td>De-spreading</td>
<td>10.0 K (1.8%)</td>
<td>3.84</td>
</tr>
<tr>
<td>Correlator (SF=8)</td>
<td>72.1 K (12.6%)</td>
<td>3.84</td>
</tr>
<tr>
<td>Compensator (SF=8)</td>
<td>195.5 K (34.9%)</td>
<td>480</td>
</tr>
<tr>
<td>Scrambling-code generator</td>
<td>21.8 K (3.88%)</td>
<td>3.84</td>
</tr>
<tr>
<td>OVSF-code generator</td>
<td>13.5 K (2.4%)</td>
<td>3.84</td>
</tr>
<tr>
<td>De-skewer (SF = 8)</td>
<td>21.6 K (41.7%)</td>
<td>1.92</td>
</tr>
<tr>
<td>Miscellaneous</td>
<td>32.0 K (5.71%)</td>
<td>-</td>
</tr>
<tr>
<td>Total</td>
<td>561.1 K (100%)</td>
<td>-</td>
</tr>
</tbody>
</table>
V. CONCLUSION

We presented a new architecture for power and area efficient rake receivers for a third generation wireless WCDMA system. The proposed approach based on parallel operations of code generators eliminates deskew blocks and shares several blocks such that compensators, OVSF generators and scrambling code generators among all fingers, which leads to power and area reduction. When the proposed architecture is applied to a rake receiver with four fingers, it reduces power dissipation by 55.2% and the area by 38.1% without any system performance degradation.

REFERENCE